Back

CPU 214H1 48K (STEP7)
Part No: VIPA 214-2BT02
.
CPU 214, with H1 and TCP/IP interface 48kByte Memory, Intern. Flash EPROM MMC-Slot. Clock
80K Load Memory
No MMC required
Datablocks - 2047
Function Blocks - 1024
Function Charts - 1024
Scan Time Bit - 0.18micro sec
S7 Counters - 256
S7 Timers - 256
IEC Timers - Yes
Flags - 8192 bits
I/O address - 1kByte / 1kByte
Process image - 128 Bytes
Modules per line - 32
Modules total (local) - 32
MPI Port
DP Port - optional IM208
TCP / H1 port - 10/100Mb/s
TCP Throughput - ~40Mb/s
(Siemens S7-300 with CP 343-1 TCP throughput to CPU is only 187.5 kb/s due to backplane bus maximum speed)
Programmable with STEP®7 from Siemens